

## METHOD AND DEVICE FOR MASKING RINGING IN A DDR SDRAM

## BACKGROUND OF THE INVENTION

## 5 Field of the invention

The present invention relates generally to preventing write fails in a memory device including a Double Data Rate Synchronous Dynamic Random Access Memory (DDR SDRAM), and more particularly to preventing write fails that are caused 10 by a ringing in a DQS signal applied to a DDR SDRAM during a write operation.

## Description of the Prior Art

In general, a Double Data Rate Synchronous Dynamic 15 Random Access Memory (DDR SDRAM) operates at a double speed when compared to the frequency of a clock (clk) signal, because a DDR SDRAM latches or accesses (e.g., reads and writes) data at both the rising and falling edges of a DQS signal during a write operation. In general, the controller 20 of a DDR SDRAM provides the DQS signal (among other signals) during, for example, a write operation, and this DQS signal--at both rising and falling edges--is used to clock data into the DDR SDRAM in a write operation (and into the controller in a read operation). Consequently, a DDR SDRAM is said to

operate at a double data rate.

This double data rate operation utilizing the rising and falling edges of the DQS signal is usually performed only in the input/output buffers of a DDR SDRAM. The internal 5 operations of a DDR SDRAM, like operations of SDRAM, are performed at an interval of one clock. For example, all control signals may change only on the rising edge of the clk signal.

For the double data rate operation in a DDR SDRAM, two 10 signals dsrt2 and dsft2 are generated based on the rising and falling edges of one pulse of the DQS signal. Data are latched at the rising edge of each of dsrt2 and dsft2 signals for the double data rate operation.

A conventional write operation of the DDR SDRAM is 15 described with reference to FIGS. 1A-1B and 2.

Shown in FIG. 1A is a block diagram of a data input part showing the write operation of a DDR SDRAM. A DQS buffer 100 receives and buffers the DQS signal for use within the DDR SDRAM. The DQS buffer 100 outputs the signal to a DQS latch 20 110, which receives and latches the signal outputted by the DQS buffer 100.

A Din buffer 120 as a data input buffer receives and buffers the data DQ signal. A Din latch 130 as a data latch receives and latches the data DQ signal transferred from the

Din buffer 120.

A Din IOSA 140 is an amplifier for detecting the data input/output. The Din IOSA 140 receives and amplifies the received data outputted by a Din latch 130, and then 5 transfers the amplified data to the input/output lines gio\_e, gio\_o. A data input strobe pulse (dinstbp) signal as shown in FIG. 1A enables the Din IOSA 140.

Shown in FIG. 1B is a timing chart for illustrating a general write operation in a DDR SDRAM. The abbreviation 10 "clk" is an external clock signal; "DQ" is an external input data; "algn\_r" and "algn\_f" are data that are latched and aligned at the falling edge of the DQS signal (i.e., a rising edge of dsft2); "dinstbp" is a signal utilized for latching the data algn\_r, algn\_f that are aligned in the data latch at 15 the rising edge of dsft2 and for transferring the latched data to the global input/output bus lines; and "gio\_e" and "gio\_o," respectively, are the even and odd global bus lines to which the data from the DDR SDRAM are transferred. "1st\_r", "1st\_f", "2nd\_r", and "2nd\_f" (a burst length equals 20 4) represent the data that are inputted to the global bus lines.

Now referring to both FIGS. 1A and 1B, a DDR SDRAM write operation is described here. A "write" command (FIG. 1B) can be issued in synchronization with a clock signal (clk)

applied from an external source. After a predetermined time delay, the DQS signal is applied to the DQS buffer 100 as shown in FIG. 1B. The DQS latch 110 receives the DQS signal from the DQS buffer 100 and generates dsrt2 and dsft2 signals. The dsrt2 and dsft2 are pulse signals generated in synchronization with the rising and falling edges of the DQS signal, respectively.

The data 1st\_r, 1st\_f, 2nd\_r, and 2nd\_f in the DQ signal are serially inputted to the data buffer 120 and are stored 10 in the data latch 130 in synchronization with the rising and falling edges of the DQS signal. For example, the first data 1st\_r is stored in the data latch 130 in synchronization with the rising edge of the dsrt2 signal, and a second data 1st\_f is stored in the data latch 130 in synchronization with the 15 rising edge of the dsft2 signal. The data 1st\_r and 1st\_f stored in the data latch 130 are then aligned in synchronization with the falling edge of the DQS signal (i.e., the rising edge of the dsft2 signal). They are then inputted to the Din IOSA 140. In FIG. 1B, the data aligned 20 in synchronization with the falling edge of the DQS signal and are inputted to the Din IOSA 140 are represented as 1st\_align\_r, 1st\_align\_f, 2nd\_align\_r, and 2nd\_align\_f.

Next, the data 1st\_align\_r, 1st\_align\_f, 2nd\_align\_r, and 2nd\_align\_f stored in the Din IOSA 140 are transferred to the

global input/output bus lines `gio_e` and `gio_o` in presence of the data input strobe pulse signal `dinstbp`, which enables the Din IOSA 140 operations.

As shown in FIG. 1B, the same above-mentioned operations 5 are repeated in synchronization with the rising and falling edges of each of the second and subsequent pulses of the DQS signal.

After finishing the write operation, the DQS signal returns to a high-impedance state after the completion of a 10 postamble.

However, now referring to FIG. 2, in a case where a ringing is present after the postamble, the `2nd_algn_r` and `2nd_algn_f` data, which have been stored and aligned in the Din latch 130 in synchronization with the falling edge of the 15 last pulse of the DQS signal (e.g., the second pulse of the DQS signal of FIG. 1), are substituted with wrong data in synchronization with the rising and falling edges of the erroneous DQS signals corrupted by the ringing. Such a malfunction caused by a ringing is shown in FIG. 2.

As described, a ringing can be generated to corrupt the 20 DQS signal in a write operation when the DQS signal reaches a high-impedance state after completing a normal operation based on the uncorrupted DQS signal.

In general, a write failure caused by the presence of a

ringing in the DQS signal in a write operation is not always generated in all motherboards. However, the write failure tends to increase as the number of memory module slots on the motherboard increases, as the clock frequency increase, and 5 so forth as the failure may be dependent on various different development techniques utilized in developing a DDR SDRAM.

Therefore, the conventional DDR SDRAM has a problem, in that a conventional DDR SDRAM would regard the ringing present in the DQS signal as a part of the normal DQS signal 10 and thereby would latch the wrong data at the rising and falling edges of the ringing. As a result for example and as shown in FIG. 2, the last two data 2nd\_align\_r and 2nd\_align\_f stored in the data latch are corrupted and the corrupted wrong data are then transferred to the global input/output 15 lines.

#### SUMMARY OF THE INVENTION

Accordingly, the present invention has been made to 20 solve the above-mentioned and other problems related to the prior art. An object of the present invention is to provide a method and device for masking ringing in a Double Data Rate Synchronous Dynamic Random Access Memory (DDR SDRAM) by controlling a DQS buffer to prevent a DQS signal corrupted by

a ringing from passing the DQS buffer.

In order to accomplish this object according to an aspect of the present invention, a method is provided for masking a ringing in a DDR SDRAM. A DQS signal is received by a DQS buffer, and a plurality of data are received by a data input buffer. The DQS signal outputted from the DQS buffer is stored in a DQS latch. A first signal is generated in synchronization with a rising edge of the DQS signal. A second signal is generated in synchronization with a falling edge of the DQS signal. A first data out of the plurality of data outputted from the data input buffer is stored in a data input latch in synchronization with a rising edge of the first signal. A second data out of the plurality of data outputted from the data input buffer is stored in the data input latch in synchronization with a rising edge of the second signal. The first and second data stored in the data input latch are transferred to a data input/output detection amplifier in synchronization with a falling edge of the second signal. A point in time at which the burst length ends is determined, and then an operation of the DQS buffer is controlled based on the determined point in the time at which the burst length has ended.

In addition, a first pulse signal is generated when a write command is issued, and a first to a fourth write burst

signal are generated according to the first pulse signal and the burst length. The first burst signal is enabled during the burst length. A second pulse signal is generated in synchronization with a clock signal of the DDR SDRAM while 5 the first write burst signal is enabled. A third pulse signal is generated for disabling the first write burst signal according to the burst length by a combination of the first and second pulse signals. A fourth pulse signal for disabling the operation of the DQS buffer is generated in 10 synchronization with the second signal after the first write burst signal is disabled. The fourth pulse signal using the second to fourth write burst signals disables the DQS buffer to mask the ringing.

In the method according to the present invention, the 15 first write burst signal is enabled by the first pulse signal during the burst length, the second write burst signal is a signal obtained by delaying the first write burst signal by one half period of the clock signal, the third write burst signal is a signal obtained by delaying the second write 20 burst signal by one half period of the clock signal, and the fourth write burst signal is a signal obtained by delaying the third write burst signal by one half period of the clock signal.

In order to accomplish the above object according to

another aspect of the present invention, there is provided a device for masking ringing in a DDR SDRAM. The device includes means for performing a write operation; and means for determining a point in time at which a burst length ends 5 and thereby controlling the operations of the DQS buffer based on the determined point in time, when a write command is issued.

The means for performing a write operation includes a DQS buffer for receiving a DQS signal; a DQS latch for 10 storing the DQS signal outputted from the DQS buffer; a data buffer for receiving data; a data latch for storing the data transferred from the data buffer; and a data input/output detection amplifier for receiving the data stored in the data latch and transferring the received data to global 15 input/output lines.

Here, the means for controlling the operations of the DQS buffer comprises a write command decoder, a write burst generator, an internal write generator, a burst length counter, and a DQS controller.

20 The write command decoder generates a first pulse signal when the write command is issued. The write burst generator generates a first to a fourth write burst signal according to the first pulse signal and the burst length. The first write burst signal is enabled during the burst length.

The internal write generator generates a second pulse signal in synchronization with a clock signal of the DDR SDRAM while the first write burst signal is enabled. A burst length counter generates a third pulse signal, which disables 5 the first write burst signal according to the burst length, by a combination of the first and second pulse signals. The DQS controller generates a fourth pulse signal, which controls the operation of the DQS buffer, in synchronization with a falling edge of the DQS signal after the first write 10 burst signal is disabled.

It is preferred that the write burst generator has a function of receiving the second pulse signal to count the third pulse signal.

According to further another aspect of the present 15 invention, there is provided a device for masking ringing in a DDR SDRAM. The device includes means for performing a write operation; and means for generating a control signal which determines a point of time at which a burst length ends to disable the operation of the DQS buffer based on the point 20 of the time determined and normally recovers the operation of the DQS buffer after the elapse of a predetermined time, when a write command is issued.

The means for performing a write operation includes a DQS buffer for receiving a DQS signal; a DQS latch for

storing the DQS signal outputted from the DQS buffer; a data buffer for receiving data; a data latch for storing the data transferred from the data buffer; and a data input/output detection amplifier for receiving the data stored in the data 5 latch and transferring the received data to global input/output lines.

According to yet another aspect of the invention, a memory device including a DDR SDRAM that operates at a double data rate by accessing the bursts of data (DQ) having a burst 10 length (n) in accordance with the rising and falling edges of each pulse of a DQS signal. The DDR SDRAM has a device for masking a ringing that corrupts the integrity of the DQS signal causing write failures comprising a DQS buffer (330) and means for disabling the DQS buffer (330).

15 The DQS buffer (330) generates a first access signal (dsrt2) substantially in synchronization with the rising edge of each DQS pulse generated in presence of the data burst (DQ). The DQS buffer (33) also generates a second access signal (dsft2) substantially in synchronization with the 20 falling edge of each DQS pulse generated in presence of the data burst (DQ).

The first access signal (dsrt2) includes a finite number of pulses based on the total number of rising edges of the DQS signal, and the second access signal (dsft2) includes a

finite number of pulses based on the total number of falling edges of the DQS signal. Two consecutive data bursts are accessed together for a write operation for each pair of the consecutive first and second access signals (dsrt2, dsft2).

5 The means (300, 310, 320, 340, 350) disables the DQS buffer for a mask time (dsb) after accessing all data bursts. The mask time (dsb) is calculated based on at least the second access signal (dsft2) and the data burst length (n). The calculated mask time sufficiently includes the duration 10 of time in which a ringing is present in the DQS signal, so that the disablement of the DQS buffer (330) during the mask time (dsb) prevents a write failure caused by the corrupted DQS signal with the ringing.

The means for disabling the DQS buffer comprises a write 15 command decoder (300); means (310, 320, 350) for generating a number of data length signals (wt\_burst0,1,2,3...n), after receiving the write command pulse (wtp6) from the write command decoder; and a DQS controller for receiving the data length signals (wt\_burst0,1,2,3...n) and the second access 20 signal (dsft2) and generating a mask signal (dsb) to the DQS buffer.

The mask signal (dsb) includes a duration of the masking time in which the DQS buffer is to be disabled. The beginning of the masking time is substantially synchronized

with the second access signal (dsft2), and the end of the masking time is substantially synchronized with the falling edge of the last data length signal (wt\_burstn).

5 a write command decoder (300) receives the write command and generates a write command pulse (wtp6) based on the write command.

means (310, 320, 350) for generates a number of data length signals (wt\_burst0,1,2,3...n), after receiving the write command pulse (wtp6) from the write command decoder. The 10 number of generated data length signals (n) equals the number of data bursts (n). The duration in which each data length signal (wt\_burst) is enabled equals the total length of the data bursts. A first data length signal (wt\_burst0) is enabled by the write command pulse (wtp6). Each of the 15 subsequent data length signals (wt\_burst1,2,3... or n) is substantially identical to the previous one of the data length signals (wt\_burst0,1,2,3... or n-1) but delayed by one half clock period (tclk).

20 a DQS controller for receiving the data length signals (wt\_burst0,1,2,3...n) and the second access signal (dsft2) and generating a mask signal (dsb) to the DQS buffer. The mask signal (dsb) includes a duration of the masking time in which the DQS buffer is to be disabled. The beginning of the masking time is substantially synchronized with the second

access signal (dsft2). The end of the masking time is substantially synchronized with the falling edge of the last data length signal (wt\_burstn).

The mask time (dsb) begins when the last pulse of the 5 second access signal (dsft2) is detected. The mask time (dsb) ends after a predetermined delay from the detection of the second access signal (dsft2). The predetermined delay is proportional to the number of data bursts (n) and the period of one clock cycle.

10 The predetermined delay substantially equals the time of one half period of one clock cycle multiplied by the number of data bursts (n).

The mask time (dsb) begins substantially at the falling edge of the last pulse of the DQS signal. The mask time 15 (dsb) ends after a predetermined delay from the detection of the second access signal (dsft2). The predetermined delay is proportional to the number of data bursts (n) and the period of one clock cycle. The predetermined delay substantially equals the time of one half period of one clock cycle 20 multiplied by the number of data bursts (n).

These and various other features as well as advantages which characterize the present invention will be apparent from a reading of the following detailed description and a review of the associated drawings.

## BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1A is a block diagram of a data input part for the  
5 write operation in a DDR SDRAM.

FIG. 1B is a timing chart diagram generally showing the  
timing of various signals and data transfers in a write  
operation in a DDR SDRAM.

FIG. 2 is a timing chart diagram generally showing the  
10 timing of various signals and data transfers in a write  
operation in a DDR SDRAM in presence of a ringing corrupting  
the DQS signal.

FIG. 3 is a block diagram showing a device for masking a  
ringing in a DDR SDRAM according to an embodiment of the  
15 present invention.

FIG. 4 is a timing chart diagram generally showing the  
timing of various signals and data transfers in the device of

FIG. 3.

20 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Hereinafter, the embodiments of the present invention  
are described with reference to the accompanying drawings.  
The same reference numerals are used to indicate the same or

similar components in the drawings and the description below.

FIG. 3 is a block diagram showing a device for masking a ringing to prevent write fails in a DDR SDRAM according to an embodiment of the present invention.

5 One important operation of the device as shown in FIG. 3 for masking a ringing is to precalculate a point in time at which the ringing is generated when a write command is issued. This point in time at which the ringing is generated is precalculated according to a burst length (e.g., the burst 10 length may be 2, 4, or 8), and this allows a DQS buffer 330 to be disabled before the ringing is generated. For example, the data burst length of 4 is shown in FIG. 4 by the plurality of data 1st\_r, 1st\_f, 2nd\_r, and 2nd\_f.

As shown in FIG. 3, in order to control the DQS buffer 15 330, the device for masking a ringing includes a write command decoder 300, a write burst generator 310, an internal write generator 320, a burst length counter 350, and a DQS control unit 340. Here, the DQS buffer 330 may be considered as having substantially the similar functions as the DQS 20 buffer 100 of FIG. 1, except that the DQS buffer 330 is under the control of the DQS control unit 340.

Now referring to both FIGS. 3 and 4, the write command decoder 300 determines whether a write command is issued or not by the received signals such as /RAS (a Row Address

Strobe), /CAS (a Column Address Strobe), /WE (a Write Enable), clk (a clock signal), etc. The write command decoder 300 generates a pulse signal, wtp6 (also see FIG. 4) when an external command signal is the write command signal.

5       The write burst generator 310 operates in synchronization with the clock signal, clk. The write burst generator 310 receives the wtp6 pulse signal from the write command decoder 300 to generate a wt\_burst0 signal. The wt\_burst0 signal, which is generated based on the wtp6 signal, is enabled during the burst length(see FIG. 4). As a result, a period of the wt\_burst0 signal varies with the burst length. The write burst generator 310 receives a signal bl2, bl4, or bl8, which represents the burst length of 2, 4, or 8, respectively.

15       The internal write generator 320 is enabled by the wt\_burst0 signal to generate a wt\_icasp6 signal for each rising edge of the clock signal(clk) during when the wt\_burst0 signal is high, until a new write command signal is issued (see FIG. 4). In other words, the internal write generator 320 generates the wt\_icasp6 pulse signal for every pulse of the clock signal (clk) during when the wt\_burst0 signal is enabled at a high level. Therefore, the wt\_icasp6 signal is generated in synchronization with the clock signal (clk) while the wt\_burst0 signal is enabled For reference,

the wt\_icasp6 signal is a signal used for counting signals blcnt<0> and blcnt<1> which will be described later and is generated in synchronization with the clock signal clk while the wt\_burst0 signal is enabled.

5        The burst length counter 350 receives the wt\_icasp6 signal and the wtp6 pulse signal to generate the blcnt<0> and blcnt <1> signals, which are the counting signals. More specifically, the blcnt<0> and blcnt<1> signals disable the wt\_burst0 signal according to the burst length. An initial 10 value of the blcnt<0> or <1> signal is determined using the wtp6 signal, which is generated on the issuing of a write command as this is already described above. That is, in an embodiment of the present invention as shown in FIG. 4, the initial value of the blcnt<0> signal is a high level, and the 15 initial value of the blcnt<1> signal is a low level.

As described, the wt\_icasp6 signal is used for generating the counting signals blcnt<0> and blcnt<1>. As shown in FIG. 4, in presence of the first pulse of the wt\_icasp6 signal, the blcnt<0> signal goes from high to low 20 and the blcnt<1> signal goes from low to high. Further as shown in FIG. 4, in presence of the second pulse of the wt\_icasp6 signal, the blcnt<0> signal goes from low to high and the blcnt<1> signal goes from high to low.

The blcnt<0> or <1> signal is applied to the write burst

generator 310 to disable the wt\_burst0 signal according to the burst length. For example as shown in FIG. 4, the wt\_burst0 signal is generated based on the wtp6 signal and remains high during the burst length. The burst length, 5 however, is determined by the combination of the blcnt<0> and blcnt<1> signals. For example, the wt\_burst0 signal is enabled to high when the blcnt<0> is turned to high, and the wt\_burst0 signal is disabled to low as the blcnt<1> is turned to low. In this manner, the wt\_burst0 signal is enabled and 10 disabled according to the burst length.

A dsrt2 signal is typically generated in conjunction with each rising edge of the DQS signal, and a dsft2 signal is typically generated in conjunction with the falling edge of the DQS signal. However, unlike the conventional design, 15 the presence of a ringing in the DQS signal does not affect the dsrt2 signal or the dsft2 signal according to an embodiment of the present invention as shown in FIGS. 3 and 4.

The DQS signal is provided to the DQS buffer 330, which 20 in turn generates the dsrt2 and dsft2 signals based on the rising and falling edges of each DQS signal pulse. The dsft2 signal generated by the DQS buffer 330 is received by a DQS controller 340.

The DQS controller 340 then generates a dsb signal based

on the dsft2 and other signal conditions. More specifically, the dsb signal typically stays high, but the DQS control unit 340 would disable the dsb signal to a low level if the 5 wt\_burst0 signal is disabled to low and the dsft2 signal (which is generated in synchronization with the falling edge of the DQS signal) has changed from high to low.

Here, the DQS control unit 340 receives the wt\_burst0, wt\_burst1, wt\_burst2, and wt\_burst3 signals generated from the write burst generator 310 to determine timing at which the 10 dsb signal is disabled to a low level (see FIG. 4). The wt\_burst1 signal is obtained by delaying wt\_burst0 signal by one half of the clock period (i.e., tclk). The wt\_burst2 signal is produced by delaying wt\_burst1 by another one half of the clock period (i.e., tclk), and the wt\_burst3 signal is 15 obtained by delaying the wt\_burst2 signal also by yet additional one half of one clock period, tclk (see FIG. 4).

FIG. 4 is a timing chart of the signals used for the device of FIG. 3. As described above, one important operation of the device according to an embodiment of the 20 present invention is to precalculate a point of time at which ringing is generated according to a burst length (for example, the burst length may be 2, 4, or 8) and to disable a DQS buffer 330 before the ringing generation, when the write command is issued. That is, the DQS controller 340 provides

the dsb signal to the DQS buffer 330, the DQS buffer 330 is disabled whenever the dsb signal is low.

For implementation of this, as shown in FIG. 3, a signal `wt_burst0` which holds an enable status during a burst length 5 is generated by the write burst generator 310 when the write command is issued. This `wt_burst0` signal holds the enable status during the burst length, and the internal write generator 320 and the burst length counter 350 are provided with this `wt_burst0` signal.

10 The dsb signal, which disables the operation of the DQS buffer 330, is disabled (i.e., the dsb value going from high to low) in synchronization with the falling edge of the last pulse of the DQS signal (and/or the last one of the `dsft2` signals that are generated according to the falling edges of 15 the DQS signal) and enabled in synchronization with the falling edge of the `wt_burst3` signal after the `wt_burst0` signal is disabled. Consequently, the output of the DQS buffer 300 is maintained at a low state during a low level of the dsb signal, so that the ringing in the DQS signal, if 20 any, can be effectively masked.

As seen from FIG. 4, since the operation of the DQS buffer is disabled even when the ringing of the DQS signal is generated, glitches are not generated on the `dsrt2` and `dsrft2` signals. Accordingly, the `2nd_align_r` and `2nd_align_f` data

stored in the data latch 130 (as in FIG. 1) are kept in a stable state and then are transferred to the global input/output lines through a detection amplifier in synchronization with the dinstbp signal.

5        Although the embodiments according to the present invention have been described with reference to the DDR SDRAM, the spirit of the invention described herein can also be applied to QDR SDRAM and XDR SDRAM, which are next generation memory devices, and other various memory devices.

10       The write malfunction caused by a ringing can be effectively prevented by employing the spirit of the present invention by effectively masking the ringing in DDR SDRAM by means of the control of the DQS buffer.

15       It will be clear that the present invention is well adapted to attain the ends and advantages mentioned as well as those inherent therein. While a presently preferred embodiment has been described for purposes of this disclosure, various changes and modifications may be made which are well within the scope of the present invention.

20       Numerous other changes may be made which will readily suggest themselves to those skilled in the art and which are encompassed in the spirit of the invention disclosed and as defined in the appended claims.